

Jupiterimages.	Find an Image	1 Select a Site	2 Enter Search Term	Find
-----------------------	---------------	-----------------	---------------------	------


Sponsored Links

Obsolete Semiconductors
Expert, Reliable, On-Time Delivery
Customer Specific & Replenishable!

stdf Data Analysis Tools
IC Characterization, Wafer Maps ATE
Correlation, Free Download

IC Testers for LCD Driver
LCD Driver Test System and VLSI
Test System

Semicon Mfg Test Equip
Large inventory of semicon mfg test
equipment. 30-Day Return. Buy/Sell



Friday, January 7,
2005

Registered Users: **47718**,
Online: **114**

Have a tech
question?

Silicon-On-Insulator Technology -

Page 1/4

Review Date: November 8, 2000


Reviewer: Robert Richmond



Bringing t
Notebook
the Deskto
the Pentium
Finding a l
Home?




The Numt
Game: H
nForce4 a
VIA's K8T
Stack U



AMD's N
Darlings l
Close: Ath

- Home
- Forums
- Articles
- News
- Overclocking
- Benchmarks
- User Reviews
- User Articles
- Links
- About Us



IBM Silicon-on-Insulator Processor

Imagine computer processors scaling to 5,000MHz and beyond within the next four years. Intel hopes to market the advanced NorthWood Pentium IV design, AMD hopes to move desktop users to the K8 Clawhammer, and


even upcoming companies like Transmeta and VIA hope to market 3,000MHz+ chips by 2005. The performance offered by these future generation chips will be staggering, but all of these designs suffer a common roadblock. Current semiconductor fabrication techniques are bounded by the physical limitations inherent in silicon gate technology. A new approach offered by IBM, dubbed Silicon-On-Insulator (SOI), is intended to overcome these limitations. SOI offers manufacturers the ability to fabricate higher clocked CPUs while lowering the power demands of these high-performance components.

SysOpt Weekly E-Mail Newsletter

The latest
news for
maximum
system
performance

Current Technology

64 FX-55
Athlon 6
4000+



The mass proliferation of the transistor in the 1960's provided the catalyst to fuel a computer technology revolution within the semiconductor industry. A transistor is an electronic version of a simple electrical switch, which is illustrated above. A switch has two electrical states, open and closed. An open switch does not bridge the circuit, thus electrical current may not pass through. A closed switch allows conducting of a current, since the bridge is connected. A transistor uses the same approach as any standard switch, but the control gate is switched with an electrical field current.

Current Technology (cont'd)/CMOS Limitations

next
page >>

Silicon-On-Insulator Technology - Map

- Introduction/Current Technology
- Current Technology (cont'd)/CMOS Limitations
- Silicon-on-Insulator Explained/Fabrication Concerns
- SIMOX/Real-World Performance/Conclusion

This page has been viewed times since November 8, 2000.

From the Overclocking Database:


Most Overclockable AMD CPUs (avg.)

CPU	Avg. OC	Avg. MHz+	Sample Size
AMD Duron 500 MHz	9.9 GHz	9377.0	1
AMD Athlon MP 500 MHz	1.8 GHz	1300.0	1

Jupiterimages.	Find an Image	1 Select a Site	2 Enter Search Term	Find
-----------------------	---------------	-----------------	---------------------	------

Sponsored Links

SOI Wafers Thick & Thin Film 100 to 200mm diameters	CMOS Image Sensors Study Examination of the technical and intellectual property challenges	Analog IC layout LVS, DRC, GDSII output Linux based tools	SOI wafers by Ultrasil Manufacturer of fusion bonded SOI Contact us for the great pricing.
---	--	---	---



Friday, January 7, 2005

Registered Users: 47718,
Online: 114Have a tech
question?

Silicon-On-Insulator Technology -


Page 2/4

Review Date: November 8, 2000

Reviewer: Robert Richmond

- ☐ Home
- ☐ Forums
- ☐ Articles
- ☐ News
- ☐ Overclocking
- ☐ Benchmarks
- ☐ User Reviews
- ☐ User Articles
- ☐ Links
- ☐ About Us

Current Technology (cont'd)



SysOpt Weekly E-Mail Newsletter


The latest
news for
maximum
system
performance

Your email

Current CPU core transistors are based on the metal-oxide semiconductor (MOS) design. As represented in the images above and below, the MOS approach uses a filament of metallic oxide placed on a silicon surface. Pure silicon will not effectively conduct electricity, so impurities (usually a silicon cyanide derivative) are embedded within the substrate to form the conductive paths. When a high-voltage current is passed through the metal layer, the corresponding metal oxide path will allow electricity to pass between the impurity layers. This switching circuit can be regarded as a semi-conductor, as the MOS circuit can become either a conductor or an insulator



EXTRA Coc
Power, Wa
Style




Serial AT
Performanc
a Budget I
2: Samsu
steps up



Serial AT
Performanc
a Budget:
160GB driv
each und
\$100

with a simple current change.



CMOS is an updated MOS standard that drives most electronic devices found within a computer. Complementary Metal-Oxide Semi-conductor technology operates in the same manner as the MOS method, but the voltage drive is reversed. To complete the circuit within a CMOS device, the voltage applied to the metal conducting layer must be low-voltage in nature in order for the circuit to close. By utilizing both CMOS and MOS circuits, a CPU design can effectively operate at higher speeds since it can operate with alternating voltage states simultaneously. Most computer-related electronic devices are composed of both circuit types, but for simplification, most hardware engineers refer to the technology as just CMOS.

CMOS Limitations

Current CMOS fabrication techniques will not be viable in upcoming generations of processors. Current CPUs are primarily manufactured using aluminum metal layers within the transistor gate array. These aluminum layers have proven to be ineffective above 1.1GHz. Intel's recent recall of all Pentium III 1.13GHz chips is an indicating factor. The Pentium III core yield rate above 933MHz has been rather poor. The effects are not limited to Intel. AMD's higher-clocked Athlon Thunderbirds are now being manufactured using a copper interconnect process. Copper is a better solution with less resistance and better conductivity than aluminum. Most of AMD's aluminum based CPUs have poor yield rates above 1GHz compared to their copper siblings.

Through computer aided testing, most manufacturers agree that CMOS technology will not be able to scale efficiently below the .10 micron die size. Current CPUs, such as the Pentium III, are manufactured with a .18-micron process. The

need for smaller die sizes is clearly evident as core clock speeds increase. CMOS technology could be outdated quickly with the theoretical practical limit of .10 micron. A new process will be needed to replace this aging standard. The answer to the problem will likely arrive with the introduction of the Silicon-on-Insulator semiconducting fabrication process.

Silicon-on-Insulator Explained/Fabrication Concerns

next
page >>

Silicon-On-Insulator Technology - Map

- Introduction/Current Technology
- Current Technology (cont'd)/CMOS Limitations
- Silicon-on-Insulator Explained/Fabrication Concerns
- SIMOX/Real-World Performance/Conclusion

This page has been viewed times since November 8, 2000.

From the Overclocking Database:

Most Overclockable Intel CPUs (avg.)

CPU		Avg. OC	Avg. MHz+	Sample Size
Intel Pentium 3 Tualatin 1.5 GHz	9.5 GHz	7960.0	1	
Intel Pentium 2 400 MHz	2.6 GHz	2165.8	8	
Intel Pentium 4 3.1 GHz	5.0 GHz	1870.0	1	
Intel Celeron II 2.0 GHz	2.9 GHz	875.2	10	
Intel Pentium 3 Tualatin 450 MHz	1.2 GHz	750.0	1	
Intel Pentium 4 2.7 GHz	3.4 GHz	694.0	1	

See the entire chart of Intel processors >>

Jupiterimages.	<input type="text" value="Find an image"/>	<input type="button" value="1"/> Select a Site	<input type="button" value="2"/> Enter Search Term	<input type="button" value="Find"/>
-----------------------	--	--	--	-------------------------------------

Sponsored Links**SOI Wafers**

Thick & Thin Film 100 to 200mm diameters

SOI wafers by Ultrasil


Manufacturer of fusion bonded SOI
Contact us for the great pricing.

Silicon Nanoparticles

Powders and dispersions available
Below 10 nm particle diameter

Silicon on insulator

MEMS Engineering & Material
provides customized SOI wafer



Friday, January 7,
2005

Registered Users: **47718**,
Online: **114**

Have a tech
question?

Silicon-On-Insulator Technology

- Page 3/4

Review Date: November 8, 2000


Reviewer: Robert Richmond



Serial ATA/
Performance
Budget Part
Samsung st
up!




Serial ATA/
Performance
Budget: Tv
160GB drive
each under \$



Are You Ready
For DDR2

- ☐ Home
- ☐ Forums
- ☐ Articles
- ☐ News
- ☐ Overclocking
- ☐ Benchmarks
- ☐ User Reviews
- ☐ User Articles
- ☐ Links
- ☐ About Us

Silicon-on-Insulator Explained




SysOpt Weekly E-Mail Newsletter

The latest
news for
maximum
system
performance

Your email

Silicon-on-Insulator differs from CMOS by placing the transistor's silicon junction area on top of an electrical insulator. The most common insulators employed with this technique are glass and silicon oxide. With the SOI technique, the gate area can be assured of minimal capacitance, which is a measure of ability to store an electrical charge. Any medium that can conduct electricity has some degree of capacitance. Technically, a MOS transistor is regarded as a capacitive circuit. This implies that the MOS circuit must completely charge to full capacitance to activate its switching capability. The process of discharging and recharging the transistor requires a relatively long amount of time in contrast to the time it requires to actually switch the voltage state of the

transistor's metal layer. SOI attempts to eliminate this capacitance, as a low capacitance circuit will allow faster transistor operation. As transistor latency drops, the ability to process more instructions in a given time rises.



The diagram above represents a MOS circuit (left) as compared to an SOI circuit (right). The MOS circuit is slower because a capacitance develops between the impurity layers and the silicon substrate. This boundary area is known as the junction capacitance layer. As noted earlier, a MOS circuit must spend a large amount of its operational time discharging and recharging this capacitance. In comparison, the SOI circuit employs silicon oxide layered over the pure silicon substrate. The SOI circuit's capacitance will be negligible since the silicon oxide provides an efficient insulation barrier. The junction capacitance area is eliminated by SOI, thus the transistor will be able to operate faster since the charging process is eliminated.

Fabrication Concerns

The base silicon substrate found within MOS circuits has a perfect crystalline substructure. The insulator (silicon oxide) layer of the SOI surface lacks a crystalline composition. These differences make production of pure crystal silicon difficult when bonded with the non-crystal oxide insulator. The same applies even if glass is used, as the crystalline nature of pure silicon creates difficulties in bonding it to any other material.

In the 1990's IBM's microelectronics research division tried adapting SOI technology for alternative insulating materials. The most promising substance found was sapphire, but it proved to be flawed as well. Extensive research found that sapphire would deteriorate quite easily. Early fabrication

testing at IBM's Advanced Silicon Technology Center indicated yield rates would prove unsatisfactory for production level marketing of a silicon-on-sapphire based CPU.

SIMOX/Real-World Performance/Conclusion

next
page >>

Silicon-On-Insulator Technology - Map

- Introduction/Current Technology
- Current Technology (cont'd)/CMOS Limitations
- Silicon-on-Insulator Explained/Fabrication Concerns
- SIMOX/Real-World Performance/Conclusion


This page has been viewed times since November 8, 2000.

Topic	By	Latest updates:	
		Replies	Updated
500GB Hitachi 7K500 HDD	Midknyte	15	1/6 10:42 PM
Alternative PSU's	gwlogue	10	1/6 10:28 PM
Radeon Drivers cause system to Freeze	cnn7	32	1/6 10:19 PM
Microsoft Anti-Spyware Beta Due 6th January	Midknyte	22	1/6 10:15 PM
Can you smell your games? :o	Vitalka	14	1/6 10:08 PM
DFI adds another SLI board to the mix	JediOfDarkness	0	1/6 10:05 PM

Jupiterimages.	Find an Image	1 Select a Site	2 Enter Search Term	Find
-----------------------	---------------	-----------------	---------------------	------

Sponsored Links**SOI Wafers**




Thick & Thin Film 100 to 200mm diameters

SOI wafers by UltrasilManufacturer of fusion bonded SOI
Contact us for the great pricing.**Silicon Wafers**Prime, test & monitor. All grades.
Processing and tech consulting.**Wafer Processing Tools**24/7 Help, Warranty, Parts, Install
Wafer Clean, Strip, Etch, PlatingFriday, January 7,
2005Registered Users: **47718**,
Online: **114**Have a tech
question?


find

Silicon-On-Insulator Technology

- Page 4/4

Review Date: November 8, 2000*Reviewer:* Robert RichmondOpus
Technologi
Goes Titanil
MT-200 Ca
ReviewBringing tr
Notebook to
Desktop: Is
Pentium M
Finding a N
Home?The Numbe
Game: Ho
nForce4 and \

SIMOX

Implant Oxygen:Anneal damage:

However, IBM did succeed with another Silicon-on-Insulator project. IBM has found a way to overcome the inherent problems associated with mating pure crystal silicon with a non-crystal insulator. Separation by Implantation of Oxygen (SIMOX) is a radically new fabrication technique. SIMOX works by creating a perfectly smooth .15-micron layer of silicon oxide SOI film. This new SOI film features virtually no imperfections or impurities while retaining high yield rates. The SIMOX process involves direct injection of purified oxygen into a silicon wafer at extremely high temperatures. Under the high temperature, oxygen bonds with the silicon, forming the thin layers of silicon oxide film. This relatively perfect silicon oxide allows direct bonding to the pure crystalline silicon substrate.

**SysOpt
Weekly
E-Mail
Newsletter**The latest
news for
maximum
system
performance

Your email

Sign Up!

After the film is harvested, it can be incorporated into a MOS K8T890 Stack circuit with only minor alterations to the CMOS production process. In fact, the same lithography techniques, tool sets, and metal bonding processes are involved. Through relatively minor restructuring of current fabrication foundries, even Intel or AMD could produce SOI based chips. IBM is currently field testing the SIMOX technique, and the results look promising. The current validated production die size for SOI chips is .22 micron, but IBM plans to aggressively move toward a .15-micron process in the near future.

Real-World Performance

IBM laboratory testing shows SOI based processors feature a 20-25% improvement in transistor cycle time compared to similar CMOS engineered chips. Performance gains are averaging 25-35% when SOI is employed. Silicon-on-Insulator has also proven to be useful for low power situations. SOI manufactured processors require an average of 40-50% less power than their CMOS counterparts.

Another key benefit of SOI is a reduction in soft error rates. Soft errors refer to data corruption caused by cosmic rays and natural radioactive background signals. SER will be an important issue as CPUs scale to smaller die sizes and lower voltages. Silicon-on-Insulator chips indicate a significant reduction in SER related issues, even with current large die chips.

Conclusion

Silicon-on-Insulator is shaping up to be an evolutionary step in CPU manufacturing. IBM hopes to develop and market 5GHz+ processors within the next four to five years. AMD has already expressed interest, as SOI could allow the next generation 64-bit K8 architecture to scale well beyond original expectations. Samsung is another interested party; with its upcoming 64-bit 21264E licensed Compaq Alpha derivative rumored to be an SOI solution. Current press releases indicate the .18-micron 21264E processor is already reaching 1.2GHz with excellent yield rates. This level of performance is impressive, as the Alpha architecture is a complex design and the Samsung alternative is still a

pre-production chip.

Silicon-on-Insulator is an exciting technology. The reduced capacitance SOI will likely usher in a new era of high-performance computing. Other exciting features include decreased power dissipation and improvements in soft error related issues. Industry analysts predict Silicon-on-Insulator technology should start to appear in consumer-oriented devices around early 2002. That 5,000MHz+ system might be closer than anyone imagined!

Silicon-On-Insulator Technology - Map

- Introduction/Current Technology
- Current Technology (cont'd)/CMOS Limitations
- Silicon-on-Insulator Explained/Fabrication Concerns
- SIMOX/Real-World Performance/Conclusion

This page has been viewed times since November 8, 2000.

Date	News Headlines	Discuss
1/06/05	Hitachi Shows Off Monster 500GB Drive	Add Comment
1/05/05	Maxtor Touts Network Storage for Home	4 comments
1/04/05	DFI Intros SLI, Dual-Display LANParty Motherboards	Add Comment
1/04/05	Iogear Launches Pushbutton-Backup Drives	Add Comment
12/28/04	Western Digital Cools Caviar Drives	1 comments
12/21/04	Iomega Debuts High-Capacity, Triple-Interface External Drive	Add Comment
12/21/04	Alienware Introduces AMD-based SLI Systems	Add Comment
12/17/04	HP Distances Itself from Itanium Chip-making, Backs Continued Intel Efforts	Add Comment

[Submit a Story](#)
[News Discussions](#)
[>> More](#)